

DIGITAL-DOMAIN SELF-CALIBRATION OF CAPACITOR MISMATCH FOR SAR ADC WITHOUT ADDITIONAL CALIBRATION DAC

DONG LI, QIAO MENG AND FEI LI

Institute of Radio Frequency and Optoelectronic Integrated Circuits
Southeast University
No. 2, Sipailou, Nanjing 210096, P. R. China
mengqiao@seu.edu.cn

Received December 2016; accepted March 2017

ABSTRACT. *A digital-domain self-calibration technique that calibrates capacitor mismatch of digital-to-analog converter (DAC) for successive approximation register (SAR) analog-to-digital converter (ADC) is presented. An extra calibration DAC is not required, because the error voltages due to the mismatches in the most-significant-bit (MSB) side part of DAC can be measured by the least-significant-bit (LSB) side part of DAC. Moreover, the terminal capacitors combined with a third reference voltage are used to further improve the calibration precision. A 12-bit SAR ADC is implemented in 40nm CMOS technology to verify the proposed calibration technique. The simulation result shows that the proposed calibration technique can significantly improve the performance of SAR ADC.*

Keywords: Successive approximation register (SAR), Analog-to-digital converter (ADC), Self-calibration, Capacitor mismatch

1. Introduction. Capacitor mismatch of digital-to-analog converter (DAC) seriously limits the linearity of charge redistribution successive approximation register (SAR) analog-to-digital converter (ADC). Usually, larger capacitors can be applied to meeting the requirement of match performance. However, the larger capacitors not only increase the area and power consumption of SAR ADC, but also increase the settlement time of DAC. Recently, several calibration techniques have been proposed to improve the capacitor match performance [1-6]. Thus, the smaller capacitors can be applied to decreasing the area and power consumption of SAR ADC. However, those calibration techniques reported in [1,2] require massive computation. The techniques in [3,4] require an additional reference ADC and an additional calibration DAC, respectively, resulting in increasing chip area and power consumption. The method in [5] works as a single-ended circuit and needs an FIR LPF to reduce the effect of the common-mode noise. The SDEC method [6] is designed for single-ended SAR ADC and not suitable for fully differential one.

In this paper, a digital-domain self-calibration technique without extra calibration DAC and extensive computation is presented and verified by simulation. Moreover, the calibration precision is further improved by using the terminal capacitors combined with a third reference voltage to generate an additional redundant bit for calibration. The simulation result shows that the signal to noise and distortion ratio (SNDR) and the spurious free dynamic range (SFDR) are improved from 58.2 to 71.1dB and 64 to 78.2dB, respectively, for a 12-bit fully differential binary-weighted SAR ADC.

The remainder of this paper is organized as follows. Section 2 introduces the architecture of SAR ADC with proposed calibration technique. Section 3 illustrates the detailed

implementation of the proposed digital-domain self-calibration technique. The application example of SAR ADC with digital calibration technique and simulation results are presented in Section 4 and conclusions are made in Section 5.

2. The Architecture of SAR ADC with Proposed Calibration Technique. Figure 1(a) shows the proposed N -bit SAR ADC with self-calibration, which consists of two differential DAC branches (DACP, DACN), comparator, SAR control logic, calibration control logic, memory and adder. The schematic of the differential DAC is shown in Figure 1(b) and the DAC can be regarded as two parts: MSB-side part (non-shaded part) and LSB-side part (shaded part). The MSB-side part consists of M -bit capacitor array. The LSB-side part consists of L -bit capacitor array and a pair of unit capacitor ($C_{p,0}$ and $C_{n,0}$). N is the sum of L , M and 1.

After powered on, SAR ADC first jumped into the getting error code (GEC) phase. During this phase, DAC, comparator and the calibration control logic constitute a measurement loop. The voltage of V_{cm} is sampled on both DACP and DACN, and the LSB-side part in DAC is used as a calibration DAC to measure the error voltage of each bit due to the capacitor mismatch in the MSB-side part. Then these corresponding error voltages are digitized into error codes and these error codes are stored in the memory.

After the GEC phase, the SAR ADC goes into the normal conversion (NC) phase. The normal conversion loop consists of DAC, comparator and the SAR control logic. The input voltages V_{ip} and V_{in} are sampled on DACP and DACN, respectively. Benefited





FIGURE 1. (a) Block diagram of the proposed N -bit fully differential SAR ADC architecture with self-calibration; (b) the schematic of the differential DAC

from the top-plate sampling, the MSB-side part can be used to generate higher $M+1$ -bit digital codes ($D_{L+M}, \dots, D_{L+1}, D_L$). During the normal conversion phase, the LSB-side part is reused to generate lower L -bit and a redundant bit codes ($D_{L-1}, \dots, D_0, D_{0.5}$). The additional redundant bit ($D_{0.5}$) is generated by the terminal capacitors ($C_{p,0}$ and $C_{n,0}$) combined with the voltage of V_{cm} ($V_{cm} = 1/2V_{ref}$). It is only used for calibration with a weighted factor of 0.5LSB .

3. The Implementation of Proposed Digital-Domain Self-Calibration Technique.

3.1. Principle. During the normal conversion phase, the output voltage of DACn (V_{DACn}) gradually approaches as follows

$$\begin{aligned}
 &V_{\text{DACn}} \\
 = &V_{\text{in}} + \left[\frac{V_{\text{ref}}}{2^{L+M}} (2^{L+M-1}D_{L+M} + \dots + 2^L D_{L+1} + 2^{L-1}D_L + \dots + D_1 + 0.5D_0) \right] \\
 &+ [V_{\text{errn},L+M}D_{L+M} + \dots + V_{\text{errn},L+1}D_{L+1} + V_{\text{errn},L}D_L + \dots + V_{\text{errn},1}D_1 + V_{\text{errn},0}D_0]
 \end{aligned} \tag{1}$$

where $V_{\text{errn},i}$ ($i = 0, \dots, L, \dots, L+M$) is the error voltage due to the mismatch of capacitor $C_{n,i}$ in DACn. Assuming that the mismatch of the unit capacitor C_0 has a zero mean and a standard deviation of σ_0 , and the mismatches of all the capacitors are independent identically distributed random variables. Then the variation of the mismatch value $\Delta C_{n,i}$ of capacitor $C_{n,i}$ ($i = 1, \dots, L, \dots, L+M$) in DACn can be derived as

$$E(\Delta C_{n,i}^2) = 2^{i-1}\sigma_0^2, \quad i = 1, \dots, L, \dots, L+M \tag{2}$$

So, the variation of the error voltage $V_{\text{errn},i}$ can be obtained as

$$E(V_{\text{errn},i}^2) = E\left(\frac{\Delta C_{n,i}^2}{C_{n,\text{total}}^2} V_{\text{ref}}^2\right) = 2^{i-1} \frac{\sigma_0^2}{C_0^2} \frac{V_{\text{ref}}^2}{2^{2(L+M)}}, \quad i = 1, \dots, L, \dots, L+M \tag{3}$$

where $C_{n,\text{total}}$ is the total capacitance in DACn. This analysis method can also be used for DACp, so the output voltage of DACp (V_{DACp}) is derived as follows, by substituting D_i into $(1 - D_i)$ in (1)

$$\begin{aligned}
 &V_{\text{DACp}} \\
 = &V_{\text{ip}} + V_{\text{ref}} - \left[\frac{V_{\text{ref}}}{2^{L+M}} (2^{L+M-1}D_{L+M} + \dots + 2^L D_{L+1} + 2^{L-1}D_L + \dots + D_1 + 0.5D_0) \right] \\
 &- [V_{\text{errp},L+M}D_{L+M} + \dots + V_{\text{errp},L+1}D_{L+1} + V_{\text{errp},L}D_L + \dots + V_{\text{errp},1}D_1 + V_{\text{errp},0}D_0]
 \end{aligned} \tag{4}$$

The variation of the error voltage ($V_{\text{errp},i}$) due to the mismatch of capacitor $C_{p,i}$ in DACp can also be achieved as

$$E(V_{\text{errp},i}^2) = 2^{i-1} \frac{\sigma_0^2}{C_0^2} \frac{V_{\text{ref}}^2}{2^{2(L+M)}}, \quad i = 1, \dots, L, \dots, L+M \tag{5}$$

According to (3) and (5), the linearity of capacitive DAC is mainly determined by the match performance of the MSB-side part of DAC. If the maxim standard deviation of the total error voltages due to the mismatches in the LSB-side part of DAC is smaller than 0.5LSB by 3σ , as

$$3\sigma_{L,\text{max}} = 3\sqrt{\sum_{i=0}^L [E(V_{\text{errp},i}^2) + E(V_{\text{errn},i}^2)]} = 3\sqrt{2^{L+1}} \frac{\sigma_0}{C_0} \text{LSB} < 0.5\text{LSB} \tag{6}$$

then the mismatches in the LSB-side part of DAC can be neglected. Thus, the LSB-side part of DAC can be reused as a calibration DAC to measure the capacitor mismatch of each bit in the MSB-side part of DAC.

The error voltages ($V_{\text{errp},i}$ and $V_{\text{errn},i}$, $i = L + 1, \dots, L + M$) due to the mismatch of capacitor $C_{p,i}$ and $C_{n,i}$ in the MSB-side part of DAC can be converted to the digital codes ($D_{\text{errp},i}$ and $D_{\text{errn},i}$, $i = L + 1, \dots, L + M$) with a weight factor of $V_{\text{ref}}/2^{L+M}$. Hence, the input voltage can be expressed as

$$\begin{aligned}
 & V_{\text{ip}} - V_{\text{in}} \\
 &= \frac{V_{\text{ref}}}{2^{L+M}} (2^{L+M}D_{L+M} + \dots + 2^{L+1}D_{L+1} + \dots + 2^1D_1 + D_0) - V_{\text{ref}} \\
 &\quad + (V_{\text{errp},L+M} + V_{\text{errn},L+M})D_{L+M} + \dots + (V_{\text{errp},L+1} + V_{\text{errn},L+1})D_{L+1} \\
 &= \frac{V_{\text{ref}}}{2^{L+M}} (2^{L+M}D_{L+M} + \dots + 2^{L+1}D_{L+1} + \dots + 2^1D_1 + D_0) - V_{\text{ref}} \\
 &\quad + \frac{V_{\text{ref}}}{2^{L+M}} (D_{\text{errp},L+M} + D_{\text{errn},L+M})D_{L+M} + \dots + \frac{V_{\text{ref}}}{2^{L+M}} (D_{\text{errp},L+1} + D_{\text{errn},L+1})D_{L+1}
 \end{aligned} \tag{7}$$

Thus, the corrected output code D_{out} of SAR ADC after calibration can be expressed as

$$\begin{aligned}
 D_{\text{out}} &= \frac{2^{L+M}}{V_{\text{ref}}} (V_{\text{ip}} - V_{\text{in}} + V_{\text{ref}}) \\
 &= (2^{L+M}D_{L+M} + \dots + 2^{L+1}D_{L+1} + \dots + 2^1D_1 + D_0) \\
 &\quad + (D_{\text{errp},L+M} + D_{\text{errn},L+M})D_{L+M} + \dots + (D_{\text{errp},L+1} + D_{\text{errn},L+1})D_{L+1}
 \end{aligned} \tag{8}$$

3.2. Error-code estimation of capacitor mismatch. During the GEC phase, the error voltages $V_{\text{errn},i}$ and $V_{\text{errp},i}$ ($i = L + 1, \dots, L + M$) are converted to $(L + 2)$ -bit digital codes $D_{\text{errn},i}$ and $D_{\text{errp},i}$, respectively. The error estimation procedure includes three phases, i.e., pre-charge phase, switching phase and estimation phase. After the pre-charge phase and the switching phase, the error voltages are achieved at the output node of DAC. Then during the estimation phase, the error voltages are digitized into error codes. The details of these phases are described as below.

The error estimation procedure of $V_{\text{errp},L+M}$ will be described as an example. During the pre-charge phase, the top plates of all capacitors in DAC are connected to V_{cm} . The bottom plates of the capacitor $C_{p,L+M}$ of DACP and all capacitors of DACN are discharged to GND; the rest of DACP are pre-charged to V_{ref} as shown in Figure 2(a). During the switching phase, the top plates of all capacitors in DAC are disconnected to V_{cm} . The bottom plate of the capacitor $C_{p,L+M}$ of DACP is switched to V_{ref} and the rest of DACP are switched to GND as shown in Figure 2(b). Then the output voltage (V_{DAC}) of the




FIGURE 2. (a) Pre-charge phase of the error estimation procedure of $V_{\text{errp},L+M}$; (b) switching phase of the error estimation procedure of $V_{\text{errp},L+M}$

DAC is achieved as

$$\begin{aligned}
 V_{\text{DAC}} &= V_{\text{DACp}} - V_{\text{DACn}} = V_{\text{cm}} + \frac{V_{\text{ref}}}{2^{L+M}} 2^{L+M-1} + V_{\text{errp},L+M} \\
 &\quad - \frac{V_{\text{ref}}}{2^{L+M}} (2^{L+M-2} + \dots + 1 + 1) - (V_{\text{errp},L+M-1} + \dots + V_{\text{errp},0}) - V_{\text{cm}} \quad (9) \\
 &= V_{\text{errp},L+M} - (V_{\text{errp},L+M-1} + \dots + V_{\text{errp},0}) = 2V_{\text{errp},L+M-1}
 \end{aligned}$$

In Equation (9), it is the fact that the summation of all error voltages ($V_{\text{errp},L+M} + V_{\text{errp},L+M-1} + \dots + V_{\text{errp},0} = 0$) is zero. After the switching phase, the error voltage of $V_{\text{errp},L+M}$ due to the mismatch of capacitor $C_{p,L+M}$ in the DACP is achieved. During the estimation phase, this error voltage of $V_{\text{errp},L+M}$ is converted to $(L+2)$ -bit digital code $D_{\text{errp},L+M}$ of $(D_{E,L}, \dots, D_{E,0}, D_{E,0.5})$. The switching scheme of the estimation phase is similar as a $(L+2)$ -bit fully differential SAR ADC. If V_{DAC} is positive, $C_{n,L}$ will be switched to V_{ref} . Otherwise, $C_{p,L}$ will be switched to V_{ref} . This operation will be repeated until the last conversion. Before the last comparison, $C_{p,0}$ or $C_{n,0}$ will be switched to V_{cm} according to the previous comparison result. Then the comparator completes the last comparison and gives the redundant output $D_{E,0.5}$. After all conversion, the error voltage can be expressed as

$$V_{\text{errp},L+M} = \frac{1}{2} (D_{E,L}2^L + \dots + D_{E,0} + 0.5D_{E,0.5}) \frac{V_{\text{ref}}}{2^{L+M}} \quad (10)$$

The corresponding error code $D_{\text{errp},L+M}$ can be represented in decimal, as

$$D_{\text{errp},L+M} = D_{E,L}2^{L-1} + \dots + 0.5D_{E,0} + 0.25D_{E,0.5} \quad (11)$$

Figure 3 shows the output waveform of the DAC for estimating $V_{\text{errp},11}$ in 12-bit SAR ADC during GEC phase with $M = 8$, $L = 3$ as an example.




FIGURE 3. The output waveform of the DAC for estimating $V_{\text{errp},11}$

The digital codes of the other error voltages due to the capacitor mismatches in the MSB-side part can also be achieved by this method.

After the GEC phase, SAR ADC goes into the normal conversion phase. The input voltages are sampled on the DAC and digitized into $(N+1)$ -bit digital code of $(D_{L+M}, \dots, D_L, D_{L-1}, \dots, D_0, D_{0.5})$. Then the raw digital code is summed with the error codes and the last two bits are discarded to get the corrected N -bit output code. Figure 4 shows the operation of the proposed digital-domain self-calibration technique. Thus, the corrected output code D_{out} after calibration can be represented in decimal as

$$D_{\text{out}} = (2^{L+M} \times D_{L+M} + \dots + 0.5D_{0.5}) + (D_{\text{err},L+M}D_{L+M} + \dots + D_{\text{err},L+1}D_{L+1}) \quad (12)$$

where $D_{\text{err},i} = D_{\text{errp},i} + D_{\text{errn},i}$ ($i = L+1, \dots, L+M$).




FIGURE 4. The operation of the proposed digital-domain self-calibration scheme

4. Application Example and Simulation Results. A 12-bit SAR ADC with the proposed digital-domain self-calibration technique is implemented in 40nm CMOS technology to demonstrate the effectiveness of the calibration technique. In addition, a low offset comparator is required to achieve accurate error values of capacitor mismatch. Thus, a dynamic comparator with offset calibration is applied [7]. For simplicity, the function of the adder in the proposed SAR ADC is implemented in PC. The layout of the proposed 12-bit SAR ADC is shown in Figure 5. The LSB-side part of DAC, which consists of 3-bit capacitor array and 1 redundant bit, is reused as a calibration DAC and the unit capacitor mismatch is 3%.




FIGURE 5. Layout of 12-bit SAR ADC with digital-domain self-calibration




FIGURE 6. 12-bit SAR ADC output spectrum (a) before calibration; (b) after calibration

The plots of the 12-bit SAR ADC output frequency-spectrums before and after calibration are shown in Figure 6. After calibration, SNDR and SFDR are improved from 58.2 to 71.1dB and 64 to 78.2dB, respectively.

5. Conclusions. A digital-domain self-calibration technique is proposed to correct the error voltage due to the capacitor mismatch for SAR ADC. By using the proposed calibration technique, the capacitor match performance of fully differential binary-weighted SAR ADC is significantly improved without extra calibration DAC. Applied to a 12-bit SAR ADC with 3% capacitor mismatch, SNDR and SFDR are increased from 58.2 to 71.1dB and 64 to 78.2dB, respectively. In the future, the proposed digital-domain self-calibration technique can be expected to be applied to split-capacitor DAC to compensate for the nonlinearities.

Acknowledgment. This project is supported by the National Natural Science Foundation of China (Grant No. 61401097). The authors also gratefully acknowledge the helpful comments and suggestions of the reviewers, which have improved the presentation.

REFERENCES

- [1] W. Liu, P. Huang and Y. Chiu, A 12 bit, 45 MS/s, 3 mW redundant successive approximation register analog-to-digital converter with digital calibration, *IEEE Journal of Solid-State Circuits*, vol.46, no.11, pp.2661-2672, 2011.
- [2] R. Xu, B. Liu and J. Yuan, Digitally calibrated 768-kS/s 10-b minimum-size SAR ADC array with dithering, *IEEE Journal of Solid-State Circuits*, vol.47, no.9, pp.2129-2140, 2012.
- [3] W. Liu and Y. Chiu, Background digital calibration of successive approximation ADC with adaptive equalisation, *Electron. Lett.*, vol.45, no.9, pp.456-458, 2009.
- [4] M. Yoshioka, K. Ishikawa, T. Takayama and S. Tsukamoto, A 10-b 50-MS/s 820- μ W SAR ADC with on-chip digital calibration, *IEEE Trans. Biomed. Circuits Sys.*, vol.4, no.6, pp.410-416, 2010.
- [5] J.-Y. Um et al., A digital-domain calibration of split-capacitor DAC for a differential SAR ADC without additional analog circuits, *IEEE Trans. Circuits Sys. I: Reg. Papers*, vol.60, no.11, pp.77-80, 2013.
- [6] Z. Lin, J. Wu and C. Chen, Digital-domain dual-calibration for single-ended successive approximation register ADCs, *Electron. Lett.*, vol.51, no.15, pp.1161-1163, 2015.
- [7] D. Li, Q. Meng, F. Li and L. Wang, An analysis of offset calibration based additional load capacitor imbalance for two-stage dynamic comparator, *The 6th International Conference on Information Communication and Management*, Hatfield, UK, pp.264-267, 2016.