# CAPACITANCES DESIGN METHOD OF THE MAIN NEURON CMOS INVERTER OF A 4-INPUT VARIABLE LOGIC CIRCUIT WITH FG CALIBRATION 

Hayato Yagi, Daishi Nishiguchi, Kaiki Yamada, Ryo Yamamoto and Masaaki Fukuhara<br>Graduate School of Information and Telecommunication Engineering Tokai University 2-3-23, Takanawa, Minato-ku, Tokyo 108-8619, Japan<br>\{ 0cjnm023; 1cjnm012; 91jnm001; 0cjnm024 \}@mail.u-tokai.ac.jp; fukuhara@tokai.ac.jp

Received November 2021; accepted January 2022


#### Abstract

A 4-input Variable Logic Circuit with FGC (VLC) is expected as a logic element of Field Programmable Gate Array (FPGA), but the detailed design method has not been described in conventional papers. In this paper, we describe the process of the main $\nu C M O S$ design method. It is proved that the capacitances of the control gates and the capacitances of the input gates are equal and how to obtain the capacitances of each middle gate.


Keywords: Neuron MOS transistor, Neuron CMOS inverter, Variable Logic Circuit, FPGA

1. Introduction. FPGA is composed of logic elements, input/output elements, and wiring elements and this time, we focused on logic elements. A 4-input Look-Up Table (LUT) or a 6 -input LUT is generally used for this logical element. However, this LUT has problems such as a large circuit area. Therefore, we focused on neuron MOS transistors ( vMOS ). A vMOS calculates the weighted sum of multiple input voltages and performs the threshold operation based on the weighted sum [1-4]. We proposed a 4 -input Variable Logic Circuit with FGC (VLC) (Figure 1) to develop a new FPGA using neuron Complementary Metal Oxide Semiconductor inverter ( 2 CMOS) that used vMOS [5-8]. VLC realizes eight logical functions, i.e., AND, NAND, OR, NOR, XNOR, XOR, identity " 1 " and identity " 0 " by changing the three control signals. In the conventional paper, the explanation of the VLC was explained by Floating-Gate Potential Diagram (FPD) based on the ratio of the capacitances prepared in advance. However, the detailed design method for the ratio of the capacitances was not described. In this paper, we build the design theory of the main $\mathrm{vCMOS}\left(\nu \mathrm{CMOS}_{\mathrm{M}}\right)$. We prove that the capacitances of the control gates and the capacitances of the input gates are equal and how to obtain the capacitances of each middle gates. After that, we will illustrate the FPD based on each capacitance ratio of the three $v$ CMOS and explain the detailed operation of the proposed circuit. In addition, we will verify their operation by HSPICE simulation.
This paper consists of 5 chapters. First, Chapter 1 is an introduction and describes the research background, research purpose, and structure of this paper. Next, Chapter 2 describes the circuit configuration of the conventional circuit. Chapter 3 describes the $\mathrm{vCMOS}_{\mathrm{M}}$ design method. Chapter 4 describes the simulation conditions and simulation result. Finally, Chapter 5 is a conclusion and summarizes the results obtained in this study. Furthermore, the remaining issues are described.


Figure 1. 4-input variable logic circuit with FGC

## 2. Conventional Circuit.

2.1. Circuit configuration. The basic configuration consists of two pre-vCMOS $\left(v \mathrm{CMOS}_{\mathrm{P} 1}, v \mathrm{CMOS}_{\mathrm{P} 2}\right)$ with an FGC circuit and one $\mathrm{vCMOS}_{\mathrm{M}}$. This circuit realizes a 4 -input symmetric logic function (1) to (8) in Table 1) including XOR and XNOR by generating a two-step threshold operation with two pre-vCMOS. As a basic operation, FGC operation (operation to stabilize Floating-Gate) [1] is performed with the switch signal $V_{S W}$. After that, when the three control signals ( $V_{C 1}, V_{C 2}, V_{C 3}$ ) are changed, one of the eight types of logic functions is obtained as the output signal $V_{\text {OUT }}$ along with the change of the four input signals $\left(V_{i n A}, V_{i n B}, V_{i n C}, V_{i n D}\right)$. In the conventional circuit of Figure $1, \nu \mathrm{CMOS}_{\mathrm{P} 1}, \mathrm{CMOS}_{\mathrm{P} 2}$ and $\mathrm{vCMOS}_{\mathrm{M}}$ are 7 -input, 6 -input and 8 -input $v \mathrm{CMOS}$, $\mathrm{FG}_{\mathrm{P} 1}, \mathrm{FG}_{\mathrm{P} 2}$ and $\mathrm{FG}_{\mathrm{M}}$ are FG terminals of each $\downarrow \mathrm{CMOS}$, and $\mathrm{G}_{\mathrm{M} 3}$ and $\mathrm{G}_{\mathrm{M} 4}$ are each input gate terminal, $C_{P 11}$ to $C_{P 17}$ are the gate capacitances of $v \mathrm{CMOS}_{\mathrm{P} 1}, C_{P 21}$ to $C_{P 26}$ are the gate capacitances of $\mathrm{vCMOS}_{\mathrm{P} 2}$, and $C_{M 1}$ to $C_{M 8}$ are the gate capacitances of $\mathrm{vCMOS}_{\mathrm{M}} . C_{M 1}$ and $C_{M 2}$ are the capacitances that received the output from the control signals (the capacitances of the control gates). $C_{M 3}$ and $C_{M 4}$ are the capacitances that

Table 1. Signal table during FGC operation and variable logic operation

| FGC operation $\left(V_{S W}=" 1 "\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control signal |  |  | Input signal |  |  |  |
| $V_{C 1}$ | $V_{C 2}$ | $V_{C 3}$ | $V_{\text {inA }}$ | $V_{\text {inB }}$ | $V_{\text {inC }}$ | $V_{\text {inD }}$ |
|  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |


$\rightarrow$| Variable logic operation $\left(V_{S W}=" 0 "\right)$ |  |  |  |  |
| :---: | :---: | :---: | :--- | :---: |
| Control signal |  |  |  |  |
| $V_{C 1}$ | $V_{C 2}$ | $V_{C 3}$ | Logic function |  |
| 0 | 0 | 0 | (1) OR |  |
| 0 | 0 | 1 | (2) Identity "1" |  |
| 0 | 1 | 1 | 0 |  |
| (3) NOR |  |  |  |  |
| 0 | 1 | 1 | (4) XNOR |  |
| 1 | 0 | 0 | (5) XOR |  |
| 1 | 0 | 1 | (6) NAND |  |
| 1 | 1 | 0 | (7) Identity " 0 " |  |
| 1 | 1 | 1 | (8) AND |  |

received the output from the $\mathrm{VCMOS}_{\mathrm{P} 1}$ and $\mathrm{VCMOS}_{\mathrm{P} 2}$ (the capacitances of each middle gate). $C_{M 5}, C_{M 6}, C_{M 7}$ and $C_{M 8}$ are the capacitances which received the output from the input signals (the capacitances of the input gates). The capacitances ratio of $\mathrm{vCMOS}_{\mathrm{P} 1}$ is $C_{P 11}: C_{P 12}: C_{P 13}: C_{P 14}: C_{P 15}: C_{P 16}: C_{P 17}=1: 4: 1: 1: 1: 1: 1$. The capacitances ratio of $\mathrm{v}^{\mathrm{CMOS}_{\mathrm{P} 2}}$ is $C_{P 21}: C_{P 22}: C_{P 23}: C_{P 24}: C_{P 25}: C_{P 26}=1: 1: 1: 1: 1: 3$. The capacitances ratio of $\mathrm{VCMOS}_{\mathrm{M}}$ is $C_{M 1}: C_{M 2}: C_{M 3}: C_{M 4}: C_{M 5}: C_{M 6}: C_{M 7}: C_{M 8}=2$ : $2: 5: 2: 1: 1: 1: 1$. The binary number " 0 " is $0[\mathrm{~V}]$, " 1 " is $V_{D D}[\mathrm{~V}]$, and the inversion threshold voltage of each $v$ CMOS is $V_{D D} / 2$.
2.2. Operation of the circuit. As shown in Table 1, the operation of the conventional circuit has two stages: FGC operation, and variable logic operation. In FGC operation, the control signal and input signal are set as shown on the left side of Table 1, and when $V_{S W}$ is set to " 1 ", the influence of the electric charge stored in FG is eliminated. In variable logic operation, $V_{S W}$ is set to " 0 ". The behavior of $\mathrm{VCMOS}_{\mathrm{M}}$ at this time is shown in Figure 2 in FPD. In Figure 2, the horizontal line $V_{i}$ is given by $\left(V_{i n A}+V_{i n B}+V_{i n C}+V_{i n D}\right) / 15$ and is expressed based on the number of " 1 ". The vertical line $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ is the potential of $\mathrm{FG}_{\mathrm{M}}$. When all the input gate voltages of $\mathrm{VCMOS}_{\mathrm{M}}$ are " 1 ", $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ is the highest value (upper limit of the vertical line), and when all the input gate voltages are " 0 ", $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ is the lowest value (lower limit of the vertical line). $C_{T}$ is the total combined capacitance of $\vee \mathrm{CMOS}_{\mathrm{M}}, C_{T}=C_{M 1}+C_{M 2}+\cdots+C_{M 8}$. In the conventional circuit, we set $C_{M 5}=C_{M 6}=C_{M 7}=C_{M 8}$ to handle symmetric functions. The Baseline in Figure 2 shows the characteristics of $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ concerning $V_{i}$ when $V_{C 2}, V_{C 3}, V\left(\mathrm{G}_{\mathrm{M} 3}\right)$ and $V\left(\mathrm{G}_{\mathrm{M} 4}\right)$ are all " 0 ". When the $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ value (thick line) exceeds $V_{D D} / 2$ (dashed line), the output voltage $V_{O U T}$ of the conventional circuit is " 1 ". When the $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ value (thick line) falls below $V_{D D} / 2$ (dashed line), $V_{\text {OUT }}$ becomes " 0 ".

Here, it is illustrated that XNOR can be realized by generating a two-step threshold operation from capacitances ratio of (1), (2), and (3) in Figure 1. If the unit capacitance is C, $C_{M 5}=C_{M 6}=C_{M 7}=C_{M 8}=\mathrm{C} / 15$, and the maximum value (right end) of Baseline in Figure 2 is $4 V_{D D} / 15$. Next, when $V_{C 2}$ and $V_{C 3}$ are " 1 ", the Baseline rises by the value of $C_{M 1}$ and $C_{M 2}\left(4 V_{D D} / 15\right) . V_{I N V P 1}$ and $V_{I N V P 2}$ are the apparent inversion threshold voltages seen from $V_{i}$ of $v \mathrm{CMOS}_{\mathrm{P} 1}$ and $v \mathrm{CMOS}_{\mathrm{P} 2}$ designed to be $0.5 V_{D D} / 15$ and $2.5 V_{D D} / 15$. Then, a thick line in Figure 2 can be drawn based on these two thresholds and the slope of the Baseline. This is the realization of the XNOR function. By changing the control signal, seven types of logical functions other than XNOR can be realized in the same way.

## 3. Design of Capacitances of the $\mathrm{vCMOS}_{\mathrm{M}}$ -

3.1. Capacitances of $\boldsymbol{C}_{M 1}, \boldsymbol{C}_{\boldsymbol{M 2}}, \boldsymbol{C}_{M 5}, \boldsymbol{C}_{\boldsymbol{M 6}}, \boldsymbol{C}_{M 7}$ and $\boldsymbol{C}_{\boldsymbol{M 8}}$. Next, we explain the design method of capacitances of $\mathrm{VCMOS}_{\mathrm{M}}$. First, we explain why the capacitance of


Figure 2. Realization of each logical function by FPD (XNOR)
Table 2. Prerequisites for FGC operation

| Prerequisites for FGC operation |
| :--- |
| 1. The output of $v C M O S$ in all stages becomes $V_{D D} / 2$ |
| 2. All control signals are " 1 " |
| 3. All input signals are " 0 " |

the input gates and the capacitances of the control gates are equal. The prerequisites for FGC operation are important to explain this reason. Table 2 shows the prerequisites for FGC operation.

Further, as described above, when the minimum value of $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ is 0 , it can be expressed as Equation (1). The maximum value of $V\left(\mathrm{FG}_{\mathrm{M}}\right)$ is $V_{D D}$, it can be expressed as Equation (2). $V_{\min }$ is the minimum value of $V\left(\mathrm{FG}_{\mathrm{M}}\right), V_{\max }$ is the maximum value of $V\left(\mathrm{FG}_{\mathrm{M}}\right)$. From Equations (1) and (2), it is seen that when $V_{\min }$ is 0 and $V_{\max }$ is $V_{D D}$, the capacitances of the input signals and the capacitance of the control signals are equal.

$$
\begin{align*}
V_{\min } & =\frac{1}{2} V_{D D}-\frac{C_{M 1}}{C_{T}} V_{D D}-\frac{C_{M 2}}{C_{T}} V_{D D}-\frac{C_{M 3}}{2 C_{T}} V_{D D}-\frac{C_{M 4}}{2 C_{T}} V_{D D} \\
& =\frac{1}{2 C_{T}}\left(C_{T}-2 C_{M 1}-2 C_{M 2}-C_{M 3}-C_{M 4}\right) V_{D D} \\
& =\frac{1}{2 C_{T}}\left(C_{M 5}+C_{M 6}+C_{M 7}+C_{M 8}-C_{M 1}-C_{M 2}\right) V_{D D}  \tag{1}\\
V_{\max } & =\frac{1}{2} V_{D D}+\frac{C_{M 5}}{C_{T}} V_{D D}+\frac{C_{M 6}}{C_{T}} V_{D D}+\frac{C_{M 7}}{C_{T}} V_{D D}+\frac{C_{M 8}}{C_{T}} V_{D D}+\frac{C_{M 3}}{2 C_{T}} V_{D D}+\frac{C_{M 4}}{2 C_{T}} V_{D D}
\end{align*}
$$

$$
\begin{align*}
= & \frac{1}{2 C_{T}}\left(3 C_{M 5}+3 C_{M 6}+3 C_{M 7}+3 C_{M 8}+C_{M 1}+C_{M 2}+2 C_{M 3}+2 C_{M 4}\right) V_{D D} \\
= & \frac{1}{2 C_{T}}\left(2 C_{M 5}+2 C_{M 6}+2 C_{M 7}+2 C_{M 8}+2 C_{M 1}+2 C_{M 2}+2 C_{M 3}+2 C_{M 4}\right) V_{D D} \\
& +\frac{1}{2 C_{T}}\left(C_{M 5}+C_{M 6}+C_{M 7}+C_{M 8}-C_{M 1}-C_{M 2}\right) V_{D D} \\
= & V_{D D}+\frac{1}{2 C_{T}}\left(C_{M 5}+C_{M 6}+C_{M 7}+C_{M 8}-C_{M 1}-C_{M 2}\right) V_{D D}  \tag{2}\\
C_{T}= & C_{M 1}+C_{M 2}+C_{M 3}+C_{M 4}+C_{M 5}+C_{M 6}+C_{M 7}+C_{M 8}
\end{align*}
$$

3.2. The capacitances of each middle gate. Next, we explain how to determine the capacitances of each middle gate. We know that the capacitances of the input gates and the capacitances of the control gates are equal to Equations (1) and (2). So, it can be expressed as Equation (3).

$$
\begin{equation*}
C_{M 1}+C_{M 2}=C_{M 5}+C_{M 6}+C_{M 7}+C_{M 8} \tag{3}
\end{equation*}
$$

At this time, the capacitances of the input gates are defined as the unit capacity C. It can be expressed as in Equation (4).

$$
\begin{equation*}
C_{M 1}+C_{M 2}=4 \mathrm{C} \tag{4}
\end{equation*}
$$

Furthermore, since we want to determine $V_{O U T}$ only by the amount of change in the output from the $\mathrm{CMOS}_{\mathrm{P} 1}$ and $\mathrm{CMOS}_{\mathrm{P} 2}$, we make the capacitances of the two control signals equal. It can be expressed as in Equations (5) and (6).

$$
\begin{align*}
& C_{M 1}=2 \mathrm{C}  \tag{5}\\
& C_{M 2}=2 \mathrm{C} \tag{6}
\end{align*}
$$

Next, we consider the capacitances of the middle gates. Consider the conditions that satisfy the logical function XNOR. XNOR becomes " 1 " only when the number of input signals " 1 " standing is an even number. Further, since both control signals are " 1 " at this time, they can be expressed as Equations (7)-(11).

$$
\begin{align*}
& \frac{C_{M 3}+C_{M 4}+4 \mathrm{C}}{C_{M 3}+C_{M 4}+8 \mathrm{C}}>\frac{1}{2}  \tag{7}\\
& \frac{C_{M 4}+5 \mathrm{C}}{C_{M 3}+C_{M 4}+8 \mathrm{C}}<\frac{1}{2}  \tag{8}\\
& \frac{C_{M 4}+6 \mathrm{C}}{C_{M 3}+C_{M 4}+8 \mathrm{C}}>\frac{1}{2}  \tag{9}\\
& \frac{7 \mathrm{C}}{C_{M 3}+C_{M 4}+8 \mathrm{C}}<\frac{1}{2}  \tag{10}\\
& \frac{8 \mathrm{C}}{C_{M 3}+C_{M 4}+8 \mathrm{C}}>\frac{1}{2} \tag{11}
\end{align*}
$$

$C_{M 3}$ and $C_{M 4}$ are designed to move in the order of $(1,1),(0,1),(0,0)$. This is related to the transfer characteristics of skewed inverters. A circuit diagram and a simulation result showing an example of the transfer characteristics of the inverters are shown in Figures 3 and 4 [9].

When Equations (7)-(11) are calculated, they can be expressed as Equations (12)-(16).

$$
\begin{align*}
& C_{M 3}+C_{M 4}>0  \tag{12}\\
& C_{M 3}-C_{M 4}>2 \mathrm{C}  \tag{13}\\
& C_{M 3}-C_{M 4}<4 \mathrm{C}  \tag{14}\\
& C_{M 3}+C_{M 4}>6 \mathrm{C} \tag{15}
\end{align*}
$$

$$
\begin{equation*}
C_{M 3}+C_{M 4}<8 \mathrm{C} \tag{16}
\end{equation*}
$$

When Equations (13) and (14) are calculated, it can be expressed as Equation (17).

$$
\begin{equation*}
C_{M 3}-C_{M 4}=3 \mathrm{C} \tag{17}
\end{equation*}
$$

When Equations (15) and (16) are calculated, it can be expressed as Equation (18).

$$
\begin{equation*}
C_{M 3}+C_{M 4}=7 \mathrm{C} \tag{18}
\end{equation*}
$$

When Equations (17) and (18) are calculated, it can be expressed as Equations (19) and (20). And it can be seen from Equation (12) that Equations (19) and (20) are correct.

$$
\begin{align*}
& C_{M 3}=5 \mathrm{C}  \tag{19}\\
& C_{M 4}=2 \mathrm{C} \tag{20}
\end{align*}
$$

From the above, the capacitances of the $\mathrm{vCMOS}_{\mathrm{M}}$ are as shown in Figure 1.


Figure 3. Example of the transfer characteristics of skewed inverters (circuit diagram)


Figure 4. Example of the transfer characteristics of skewed inverters (simulation result)
4. Operation Result. The VLC was HSPICE simulated with the device parameters in Table 3. Figure 5 shows the HSPICE simulation results of the VLC. $V_{C 1}, V_{C 2}$ and $V_{C 3}$ are the control signals, and they are input in the order of the values described in Variable Logic Operation in Figure 1. $V_{i n A}, V_{i n B}, V_{i n C}, V_{i n D}$ are the input signals. In (4), when $\left(V_{\text {inA }}, V_{\text {inB }}, V_{\text {inC }}, V_{\text {inD }}\right)=(" 0 ", " 0 ", " 0 ", " 0 "), V_{\text {OUT }}=" 1 ",(" 1 ", " 0 ", " 0 ", " 0 "), V_{\text {OUT }}=$ $" 0 ",(" 1 ", " 1 ", " 0 ", " 0 "), V_{\text {OUT }}=" 1 ",(" 1 ", " 1 ", " 1 ", " 0 "), V_{\text {OUT }}=" 0 ",(" 1 ", " 1 ", " 1 "$, " 1 "), $V_{\text {OUT }}=$ " 1 ". We can confirm the same operation as in Figure 2. This is nothing more than the realization of XNOR function. Similarly, (1) to 8) in Table 1 can represent any logic functions, that is, AND, OR, NAND, NOR, XOR, XNOR, Identity "1", Identity " 0 ".

Table 3. Device parameters and simulation conditions

| Symbol | Description | Value | Units |
| :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power supply voltage | 1.8 | V |
| $G N D$ | Ground voltage | 0 | V |
| $W_{n} / L_{n}$ | Width/Length of nMOS | $1.0 / 0.18$ | $\mu \mathrm{~m}$ |
| $W_{p} / L_{p}$ | Width/Length of pMOS | $3.0 / 0.18$ | $\mu \mathrm{~m}$ |
| $C_{P i},(i=11 \sim 17,21 \sim 26)$ | Capacitance | 16 | fF |
| $C_{M i},(i=1,2,3,4,5,6,7,8)$ | Capacitance | 16 | fF |



Figure 5. Result of HSPICE simulation of the VLC
5. Conclusions. We explained the design method of $\mathrm{vCMOS}_{\mathrm{M}}$ of the 4 -input variable logic circuit with FG calibration. Then, it was found that the VLC expresses eight logical functions, i.e., AND, OR, NAND, NOR, XOR, XNOR, Identity " 1 " and Identity " 0 ".

In the future, we clarify the design method of $v \mathrm{CMOS}_{\mathrm{P} 1}$ and $\downarrow \mathrm{CMOS}_{\mathrm{P} 2}$ of the 4 -input variable logic circuit with FG calibration. And this circuit will be converted into a chip and tested on an actual machine. And we will compare the performance with the 4 -input LUT.

Acknowledgment. This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., and Rohm Corporation. This work is supported by Tokai University General Research Organization Grant.

## REFERENCES

[1] T. Shibata and T. Ohmi, A functional MOS transistor featuring gate-level weighted-sum and threshold operations, IEEE Transactions on Electron Devices, vol.39, no.6, pp.1444-1455, 1992.
[2] T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft hardware-logic circuit implementation, IEEE Transactions on Electron Devices, vol.40, no.3, pp.570-576, 1993.
[3] T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications, IEEE Transactions on Electron Devices, vol.40, no.5, pp.974-979, 1993.
[4] T. Yamashita, T. Shibata and T. Ohmi, Neuron MOS winner-take-all circuit and its application to associative memory, Proc. of the 1993 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, pp.236-237, 1993.
[5] R. Ohtsuka et al., Proposal of 4-input variable logic circuit with FGC using neuron CMOS inverters, IEICE Transactions on Electronics, vol.J104-C, no.5, pp.166-167, 2021.
[6] Y. Harada, K. Fujimoto, K. Eguchi, M. Fukuhara and M. Yoshida, A minimum Manhattan distance retrieving circuit using neuron CMOS inverters, International Journal of Electronics and Electrical Engineering, vol.4, no.4, pp.290-295, 2016.
[7] T. Kobayashi and M. Yoshida, A high speed NAND type CAM using neuron CMOS inverters, IEICE Transactions on Electronics, vol.J93-C, no.5, pp.175-176, 2010.
[8] M. Fukuhara and M. Yoshida, Proposal of a Hamming distance detector using a neuron MOS inverter, IEICE Transactions on Electronics, vol.J89-C, no.6, pp.421-422, 2006.
[9] N. H. E. Weste and D. M. Harris, CMOS VLSI DSIGN (4th Edition): A Circuits and Systems Perspective, Addison Wesley, US, 2010.

